Package: openocd-0.11.0 Version: 0.11.0-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 5738 Depends: libc6 (>= 2.38), libcapstone4 (>= 4), libftdi1-2 (>= 1.5), libgpiod2t64 (>= 1.1), libhidapi-hidraw0 (>= 0.8.0~rc1+git20140201.3a66d4e+dfsg), libjim0.82t64 (>= 0.73), libusb-0.1-4 (>= 2:0.1.12), libusb-1.0-0 (>= 2:1.0.16) Filename: amd64/openocd-0.11.0_0.11.0-1_amd64.deb Size: 2014884 MD5sum: fac63b5b04ae8a606b5fb2bb9c3b3fe3 SHA1: ba966234a37a628b984d6af1f6dec835fbbaf9b9 SHA256: 0406002797b1d5f61a592585afcebc403f4acfc3e8f37a6ce118595d389d9190 Section: embedded Priority: optional Homepage: http://openocd.sourceforge.net/ Description: Open on-chip JTAG/SWD debug solution for embedded target devices OpenOCD aims to provide debugging, in-system programming and boundary-scan testing for embedded target devices. . The debugger uses an IEEE 1149-1 compliant JTAG TAP bus master to access on-chip debug functionality available on ARM based microcontrollers or system-on-chip solutions. For MIPS systems the EJTAG interface is supported. Additionally there is support for eSi-RISC, Intel, OpenRISC, RISC-V and ARC controllers. . User interaction is realized through a telnet command line interface, a gdb (the GNU debugger) remote protocol server, and a simplified RPC connection that can be used to interface with OpenOCD's Jim Tcl engine. . OpenOCD supports many different types of JTAG interfaces/programmers. Package: openocd-0.11.0-dbgsym Source: openocd-0.11.0 Version: 0.11.0-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 5032 Depends: openocd-0.11.0 (= 0.11.0-1) Filename: amd64/openocd-0.11.0-dbgsym_0.11.0-1_amd64.deb Size: 4755072 MD5sum: 9119f5eab235e09bce80df961ff612fc SHA1: ba75fb8da1db52adafbc027e8ea30c2e80608e8c SHA256: 521b0a2543ed82e399e953ed0d2483e031dd9e5b6b89420044cd771a4bef2aa3 Section: debug Priority: optional Description: debug symbols for openocd-0.11.0 Build-Ids: a2c8f2d20d3804bd24b522a569b84b5af6753790 Package: verilator-4.032 Version: 4.032-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 19878 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.032_4.032-1_amd64.deb Size: 4548980 MD5sum: 8862158abd98334256e939e147eba7ff SHA1: 861adfa73fc102d64f28e889c150ff92a155bf86 SHA256: e6793db670ec0974a3c61b4b080555810273e6ebef173126d27d01b105a45baf Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.032-dbgsym Source: verilator-4.032 Version: 4.032-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 93778 Depends: verilator-4.032 (= 4.032-1) Filename: amd64/verilator-4.032-dbgsym_4.032-1_amd64.deb Size: 89243664 MD5sum: 1ba30a318bf84b312127d703be47d78e SHA1: eaec85b28b07712e03bcb762bd60894f11d22a5d SHA256: da90fb459b1fc682f8f8c060a1887e16ca4fa7570525d5d650f325598fc597af Section: debug Priority: optional Description: debug symbols for verilator-4.032 Build-Ids: 301de288d8266767f4723496739b1857966ce2cf 33565ba760cc8b1b582d0abf119b555b73d0dbd1 d0700c6f55386f5a0a0c479105b6683d503e52c4 Package: verilator-4.034 Version: 4.034-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20397 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.034_4.034-1_amd64.deb Size: 4643332 MD5sum: dd47c82a087a4f4d90faf752e3708fbe SHA1: 022e0da96b088f2e372ef1f55c53fc035d8bc692 SHA256: 568306cfb54e331de12927bfbacb1c5912e38a7bc8bb9c3f80d841d4e7bca195 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.034-dbgsym Source: verilator-4.034 Version: 4.034-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 96244 Depends: verilator-4.034 (= 4.034-1) Filename: amd64/verilator-4.034-dbgsym_4.034-1_amd64.deb Size: 91647560 MD5sum: b3d4e3a0a284006611f6fe76b0b74ede SHA1: b7c61de01331bba25fdcc115e4083fc1fc4672e1 SHA256: 15ab8c56121ee7e16e1ec98923b410e6129ae4f54a4984d67599f3b1747d8539 Section: debug Priority: optional Description: debug symbols for verilator-4.034 Build-Ids: 1a824a2051dc432e5c70aab29b66a51970c2d1ef 37daa850cad8d66d7cd3272c2675a35a1008197d 72cffb0a12f3562f21eb850322f9765f1846bbad Package: verilator-4.040 Version: 4.040-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21428 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.040_4.040-0_amd64.deb Size: 4916540 MD5sum: 7dcff1ef1fdb0260096605e131445f25 SHA1: 16ffde12f5848cf1b80283c254853e876052169e SHA256: 6987dad7f62f9120331b39cfaf8e68a3abc6bcb8b62462e21fe16fa03dc8d237 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.040-dbgsym Source: verilator-4.040 Version: 4.040-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 103108 Depends: verilator-4.040 (= 4.040-0) Filename: amd64/verilator-4.040-dbgsym_4.040-0_amd64.deb Size: 98481364 MD5sum: b483933c2e5bf60299b2de14018d2f41 SHA1: 34a81b1e90338f06a7152789d930884d3c8bc053 SHA256: ab5b532a7909535c13b7204f15b79bdd285e7dcf1c94963744c5e5aea15b7c6d Section: debug Priority: optional Description: debug symbols for verilator-4.040 Build-Ids: 2b1a311b49b1b3965806ade38b1ac98b52740120 2ff6809443cb9885acb57022a6bf141c2b4e5972 5bea02b2e52bb7215e72f4688c5e0c59f95d568b Package: verilator-4.100 Version: 4.100-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21810 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.100_4.100-0_amd64.deb Size: 5025976 MD5sum: a0082696e64f7207cc4072ed5fdca734 SHA1: 1eda671bfccf9b101c8a02228d6b943e4ef64d6c SHA256: 574d0c36622c3e2aea5afc0a97720f6dc285c9913ad4f6e0f1ff80e28e71b8bf Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.100-dbgsym Source: verilator-4.100 Version: 4.100-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 107873 Depends: verilator-4.100 (= 4.100-0) Filename: amd64/verilator-4.100-dbgsym_4.100-0_amd64.deb Size: 103227368 MD5sum: bb59dc0e40343ca06aced48c90c6d2a7 SHA1: 02e296a5968c868d6eb67e62f9c2407e901ad887 SHA256: 52b8a63dec4cb2cc7008081181ad023cf5faff8c853e88fed03c41ed265f96e8 Section: debug Priority: optional Description: debug symbols for verilator-4.100 Build-Ids: 1568c55341002b641eb199d2069731a1e35a5d3d 38239debc1ec9d6512ee7c3673f0138003ab0b45 f6b6fbbeffeb4a9202e1b2d0c382d69f1a9c323a Package: verilator-4.102 Version: 4.102-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21784 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.102_4.102-0_amd64.deb Size: 5019848 MD5sum: c711d8d45bfee4e0dff13181695845f6 SHA1: e5d3249769cf64a1097aea2f43fdbefe0059da8f SHA256: 3d03f997b2609aa35e9885719475c5e2946800f34a8455df57e0660eb32e525a Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.102-dbgsym Source: verilator-4.102 Version: 4.102-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 107373 Depends: verilator-4.102 (= 4.102-0) Filename: amd64/verilator-4.102-dbgsym_4.102-0_amd64.deb Size: 102715956 MD5sum: 44145e050fb772517933425ad8618f12 SHA1: f8fbdeb2ae8c1e207a0eed7385b694a004442468 SHA256: 23ff9d4ac77f0adec661e11f1a62fe8137f6cc4160765fb6d0f7f6cae4e93342 Section: debug Priority: optional Description: debug symbols for verilator-4.102 Build-Ids: 08df238c4baa2ac286341dd190576d87c1fc75b1 8670998b27b9bb3411640e4b31a164207aa6ee31 929a91f3d330e9b50cca286336af25b87fef66eb Package: verilator-4.104 Version: 4.104-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20322 Depends: libc6 (>= 2.29), perl, perl-doc Filename: amd64/verilator-4.104_4.104-0_amd64.deb Size: 4408228 MD5sum: 779eafdf157ac8bb70bbefcd735b888c SHA1: ea833cdbe03794a817433175695c93c1a7b6da07 SHA256: 9f3f9106d161923cb58b726aeffba98d391aeb8aefa5b2ab0d2232283e918638 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.104-dbgsym Source: verilator-4.104 Version: 4.104-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 102330 Depends: verilator-4.104 (= 4.104-0) Filename: amd64/verilator-4.104-dbgsym_4.104-0_amd64.deb Size: 100306748 MD5sum: 2b3ea6cd2ea3deecf8f894680172ac94 SHA1: 1335f006f8e3e7aac9030a78e7ef3ff9217ed2bd SHA256: f6714bae72bb1ea92e8915af9dffc758e983d69c39a3e578ea47315ba4d394c2 Section: debug Priority: optional Description: debug symbols for verilator-4.104 Build-Ids: 61cdf0b255dcc955bc44e0c4912d15fdcf11e84a 86703e7c786ab3e965062070ee26e7013bff5677 8cbf0e56cab49d7e5433279e9fd6efda50a90609 Package: verilator-4.106 Version: 4.106-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20416 Depends: libc6 (>= 2.29), perl, perl-doc Filename: amd64/verilator-4.106_4.106-0_amd64.deb Size: 4417856 MD5sum: 88b0494d3cb18532849bc6cdf655a111 SHA1: 7076825318d694aa7dda86ee3eb22c43fc7d087d SHA256: 32e32a724d6e900052791f97a98f1d815ffbdee0d8b11fbc05f35a0d4b29f782 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.106-dbgsym Source: verilator-4.106 Version: 4.106-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 103068 Depends: verilator-4.106 (= 4.106-0) Filename: amd64/verilator-4.106-dbgsym_4.106-0_amd64.deb Size: 101008296 MD5sum: d36f762bd5921596fc126b8411c2d7b5 SHA1: 58817e79686033d2282693c952baaef41e096f0d SHA256: 0e67f26b9e782d94d06850f56df73f975cd849a5ff0e684708ee1d15b2342379 Section: debug Priority: optional Description: debug symbols for verilator-4.106 Build-Ids: 16820fd8c7031453450c6e4e6481c61858d586e4 1d3461a93e7edb98bb4aaa70d243c21f19c29032 cb2c2b8209447c85ce0d240b735166dfa3782138 Package: verilator-4.108 Version: 4.108-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20630 Depends: libc6 (>= 2.29), perl, perl-doc Filename: amd64/verilator-4.108_4.108-0_amd64.deb Size: 4523440 MD5sum: 91f5dec8111bf721bae9172b80535ca6 SHA1: 4173b8133519a5b3079123e1f07ae6cddb43bd79 SHA256: cf1dfead6a1929e0fc41e6628ab6288a409ac86957532ed63647be01a069cf8c Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.108-dbgsym Source: verilator-4.108 Version: 4.108-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 104444 Depends: verilator-4.108 (= 4.108-0) Filename: amd64/verilator-4.108-dbgsym_4.108-0_amd64.deb Size: 102356652 MD5sum: 69c4e8f25d0d295ddabe0c5064702791 SHA1: 54e532c0b7839e39e6b83c041aaebcce66a9fb09 SHA256: 4a348a344922f7c2a41eb02f587decf43d0a347b38a3e98dc2fdf725a7a0ce3a Section: debug Priority: optional Description: debug symbols for verilator-4.108 Build-Ids: 0a71845dbeffd451e4267e68e5b6e94001cdd40a aa08307d793992d30ebb2c6021f7a301b2182f12 b96a9c3a9e5a76e4438b5a8d74b5b161d508c82a Package: verilator-4.110 Version: 4.110-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22438 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.110_4.110-0_amd64.deb Size: 5174156 MD5sum: 4936747d5b570bdc29d447e44e0a077c SHA1: e776d18a8db7eb61ba1498260118189b7242ae45 SHA256: c5ab450209eba7147c622160f11e77819ff9950d3374ad4abd2f8c0d95f87e78 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.110-dbgsym Source: verilator-4.110 Version: 4.110-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 110888 Depends: verilator-4.110 (= 4.110-0) Filename: amd64/verilator-4.110-dbgsym_4.110-0_amd64.deb Size: 106113780 MD5sum: f8c845a8f9775cad60b2d215519166eb SHA1: f056508c42ad9f02c0f6a9b7c43268ab736462f6 SHA256: 479de871cbe03cbf5506500da2b996bfcc444f3ee65b500b118164250f74645a Section: debug Priority: optional Description: debug symbols for verilator-4.110 Build-Ids: 619ba94f2a11314d4662ff05524937ae62a4305b 75a7c0f73395a4b4f7b97c6099e683425dd986de df99fb94c6e72336b4309dc0a0b9dfaa7cf78430 Package: verilator-4.200 Version: 4.200-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22476 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.200_4.200-0_amd64.deb Size: 5179240 MD5sum: 7b8a5587163d0cc49e2028d1dd1f85b2 SHA1: 8e5b0096891fb4f5859b579d3e9b36f949ba135c SHA256: 99fdadc83c9fb1b90a9961d6c1a8d5f6e8b0525b78a5a6289795f5f89caab3b5 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.200-dbgsym Source: verilator-4.200 Version: 4.200-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 110664 Depends: verilator-4.200 (= 4.200-0) Filename: amd64/verilator-4.200-dbgsym_4.200-0_amd64.deb Size: 105896320 MD5sum: 7aae235a549c9296257c15ddd3ec2e04 SHA1: e76061984590fc5d0c9afaa057666cd0cca16945 SHA256: 358808ccb3dc96f6b7b1bbeab3bfcfd2638c3892f12249136fc2e13b535e022f Section: debug Priority: optional Description: debug symbols for verilator-4.200 Build-Ids: 049a06e31496c9d7255ae4c47729e6d2906f1ca1 635443771cdb4c5ebf3c0d977584d07557f845b0 f22d42afc7a59f92f63659b6221421936b595795 Package: verilator-4.202 Version: 4.202-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20844 Depends: libc6 (>= 2.33), perl, perl-doc Filename: amd64/verilator-4.202_4.202-0_amd64.deb Size: 4505760 MD5sum: 44b9a94630e04e15c6230ff477b9aefa SHA1: 4039852037ba40ffc0108ba362c510e6a56bd1d8 SHA256: 87399722ea9e0e53d1ca0b1b9e13389684c8921e857a1c1029d52d536f7452a0 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.202-dbgsym Source: verilator-4.202 Version: 4.202-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 104300 Depends: verilator-4.202 (= 4.202-0) Filename: amd64/verilator-4.202-dbgsym_4.202-0_amd64.deb Size: 103003528 MD5sum: 843cb2183b6b4eb552f6a440603d61c7 SHA1: 094017a80e113c54da01227ffaccdb54e003f92f SHA256: d850226867855c07d7c043fa5dccd42ffe23b3ba67bb2fa22388f03404476279 Section: debug Priority: optional Description: debug symbols for verilator-4.202 Build-Ids: 072308c5c3229203257ffb950d691430b70cfb8e 2363be2e94a73270f77a9cf1d9e5fee7711079cb f1075dc171c5d60699d47762b225c03edc6d7d00 Package: verilator-4.210 Version: 4.210-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22649 Depends: libc6 (>= 2.33), perl, perl-doc Filename: amd64/verilator-4.210_4.210-0_amd64.deb Size: 4628644 MD5sum: dac49879c3740f3418bc6b2c73c5df87 SHA1: 43e6490d1d751cc815c191b25d9b6f9fabf25424 SHA256: 3528a25c7448cd0587f3e500774010ca839cf14decd8cae7670d4294eb6593c2 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.210-dbgsym Source: verilator-4.210 Version: 4.210-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 111162 Depends: verilator-4.210 (= 4.210-0) Filename: amd64/verilator-4.210-dbgsym_4.210-0_amd64.deb Size: 109152212 MD5sum: b006614cb22c27d9971b1de27461d184 SHA1: 11c8790495fc6afd7dcdabf164f1d9a58952ea9e SHA256: 41d7a25ca42bd17c15f9b14b0463af5bfcd5c5352aaa0cac7e9d01199695bb57 Section: debug Priority: optional Description: debug symbols for verilator-4.210 Build-Ids: 4962b49bc23d30c07c1aef479e0a849bb6e2eeb0 7f017f23b6b1ff7bd47d47b895808b532149a8ab ef42827638c8358488735750d141f2b4da1658aa Package: verilator-4.212 Version: 4.212-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22922 Depends: libc6 (>= 2.33), perl, perl-doc Filename: amd64/verilator-4.212_4.212-0_amd64.deb Size: 4686672 MD5sum: 33f3962069e72a6bc807d52ac2e053b1 SHA1: bca1329e852185068ff7e5cc3ceb7a27efae2bc1 SHA256: 1daed6d0f821ad30464c5b10f478c56eaad122ecee29c9e6d4ea359e31b9b2da Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.212-dbgsym Source: verilator-4.212 Version: 4.212-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 114409 Depends: verilator-4.212 (= 4.212-0) Filename: amd64/verilator-4.212-dbgsym_4.212-0_amd64.deb Size: 112406048 MD5sum: bef88835df351c5aa415f8274d5b4381 SHA1: b2397af0ee6bfe7d3493555f5e26e2050b7e12dc SHA256: a91e2cc1dbff89138c22822234524ade622eae84d90ff1a5ecd04602a651f061 Section: debug Priority: optional Description: debug symbols for verilator-4.212 Build-Ids: 6c9af321c93026af834c971331c60f526c774076 b1e69798d75108d40e98583ce22ba9f68256141b e61aa1195ae742ba6823d408ac971a007e204828