Package: openocd-0.11.0 Version: 0.11.0-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 5738 Depends: libc6 (>= 2.38), libcapstone4 (>= 4), libftdi1-2 (>= 1.5), libgpiod2t64 (>= 1.1), libhidapi-hidraw0 (>= 0.8.0~rc1+git20140201.3a66d4e+dfsg), libjim0.82t64 (>= 0.73), libusb-0.1-4 (>= 2:0.1.12), libusb-1.0-0 (>= 2:1.0.16) Filename: amd64/openocd-0.11.0_0.11.0-1_amd64.deb Size: 2014884 MD5sum: fac63b5b04ae8a606b5fb2bb9c3b3fe3 SHA1: ba966234a37a628b984d6af1f6dec835fbbaf9b9 SHA256: 0406002797b1d5f61a592585afcebc403f4acfc3e8f37a6ce118595d389d9190 Section: embedded Priority: optional Homepage: http://openocd.sourceforge.net/ Description: Open on-chip JTAG/SWD debug solution for embedded target devices OpenOCD aims to provide debugging, in-system programming and boundary-scan testing for embedded target devices. . The debugger uses an IEEE 1149-1 compliant JTAG TAP bus master to access on-chip debug functionality available on ARM based microcontrollers or system-on-chip solutions. For MIPS systems the EJTAG interface is supported. Additionally there is support for eSi-RISC, Intel, OpenRISC, RISC-V and ARC controllers. . User interaction is realized through a telnet command line interface, a gdb (the GNU debugger) remote protocol server, and a simplified RPC connection that can be used to interface with OpenOCD's Jim Tcl engine. . OpenOCD supports many different types of JTAG interfaces/programmers. Package: openocd-0.11.0-dbgsym Source: openocd-0.11.0 Version: 0.11.0-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 5032 Depends: openocd-0.11.0 (= 0.11.0-1) Filename: amd64/openocd-0.11.0-dbgsym_0.11.0-1_amd64.deb Size: 4755072 MD5sum: 9119f5eab235e09bce80df961ff612fc SHA1: ba75fb8da1db52adafbc027e8ea30c2e80608e8c SHA256: 521b0a2543ed82e399e953ed0d2483e031dd9e5b6b89420044cd771a4bef2aa3 Section: debug Priority: optional Description: debug symbols for openocd-0.11.0 Build-Ids: a2c8f2d20d3804bd24b522a569b84b5af6753790 Package: verilator-4.032 Version: 4.032-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 19793 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.032_4.032-1_amd64.deb Size: 4504884 MD5sum: 5e2ff7f22c975c6f6614e3c32b76b634 SHA1: 3778bc5b2d7039a29d9ad9b2aef2c3da6b442b2d SHA256: c844a602f8b41557526909eda644fe2775e1334ffb1e5c44345cb636a7834b60 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.032-dbgsym Source: verilator-4.032 Version: 4.032-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 94569 Depends: verilator-4.032 (= 4.032-1) Filename: amd64/verilator-4.032-dbgsym_4.032-1_amd64.deb Size: 89972956 MD5sum: 0c9e0a85b8753992c317adb9d83d0925 SHA1: 4f98be749598179eff21fec3ee15a7ce45963ea4 SHA256: 45e73a408feac6481ab51e510c7e15f2cc0231bee058f6d6a59ae71c680ec5c9 Section: debug Priority: optional Description: debug symbols for verilator-4.032 Build-Ids: 2f34fcbedf6037868049eea4fca1af58bad78091 84d98e307329560bce7b0a74cde60d09583ae24c 8e45d03e161fe2082b8085b7a9d5c4ce00ff021f Package: verilator-4.034 Version: 4.034-1 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20328 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.034_4.034-1_amd64.deb Size: 4582384 MD5sum: 3554bb38a84d2c2c48736f484c872a51 SHA1: 8e838e71f0d1e92d26e3b1796112396822f78204 SHA256: abfc00b497c6be9476abcb90714f8a13f2b7b3bc5f2c37248644c7c1fa4ef9d4 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.034-dbgsym Source: verilator-4.034 Version: 4.034-1 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 97082 Depends: verilator-4.034 (= 4.034-1) Filename: amd64/verilator-4.034-dbgsym_4.034-1_amd64.deb Size: 92440464 MD5sum: 201892bffb00270d69e2ea8c6d40fb81 SHA1: e5a3e956e31ac0c194bc3ec439fcd8b02fd094ce SHA256: d22ebcc718efda9dea1aa83f1639e2bb963fcb761a3a16733582760aba729df3 Section: debug Priority: optional Description: debug symbols for verilator-4.034 Build-Ids: 01e3eb3516f87aed4b794a29c68355421ce74ec6 6ac700d4fda83a493f5d99e31638be9c3ae02f10 ee28a4a6595016a4a916de2eb2149363a78d8435 Package: verilator-4.040 Version: 4.040-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21258 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.040_4.040-0_amd64.deb Size: 4789852 MD5sum: 85900a85238b81a5ccc664432b699540 SHA1: 653bc7c3224388a1d93e92dde24622b9a28cf84d SHA256: f57012b745ec733c85a5a427f9768e12b36706cd3a76055546a3ee9a3f2a9593 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.040-dbgsym Source: verilator-4.040 Version: 4.040-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 103473 Depends: verilator-4.040 (= 4.040-0) Filename: amd64/verilator-4.040-dbgsym_4.040-0_amd64.deb Size: 98681404 MD5sum: 1d0483749de2aa6d2ea19722d2ba6765 SHA1: 166fc870d9ce4797cd312ce20686834dd83f8760 SHA256: d9b69db10099c746ca9a974458639a9fb538942b7868d593499ddbeb49528b4c Section: debug Priority: optional Description: debug symbols for verilator-4.040 Build-Ids: 5d6aeabc38e5ac636c5a1fd5a8a50bb74008b1fb d5fdafaba9e6f3ef13cae5aa9160f073f5c9b2d1 f0ba8a19e46d7ecd80bf8605a32f6fe051bc74e1 Package: verilator-4.100 Version: 4.100-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21632 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.100_4.100-0_amd64.deb Size: 4880068 MD5sum: df0e9d9916a79c8a205b13154d8d3400 SHA1: ce6e16bb101956d8322a468c50646519195f0a7a SHA256: 0ef5c20a180dfcf3f4d64d311fbead1a06e1566c47f6346e651c8922c23cb0e8 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.100-dbgsym Source: verilator-4.100 Version: 4.100-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 108041 Depends: verilator-4.100 (= 4.100-0) Filename: amd64/verilator-4.100-dbgsym_4.100-0_amd64.deb Size: 103200644 MD5sum: d0cba6a71fbb745f3327449fdda933d8 SHA1: 70fbf7e1e2e75a6d36926a2886e2262a9330dbe0 SHA256: 86b1c24ecd494e2a4f0eb6fdd9ae2787b8db3d3e037300918f075109cc728728 Section: debug Priority: optional Description: debug symbols for verilator-4.100 Build-Ids: 48d6b2b4fc2c3ef95216fb174eac8e343147eab8 b1aec5839265171e50d300217d9954c10bbe53f4 bee28e240a0d89d5d3a57b6b0eff43d276ccd595 Package: verilator-4.102 Version: 4.102-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 21598 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.102_4.102-0_amd64.deb Size: 4872536 MD5sum: 69c5be1db60ff1e6637c2102b1ec0a82 SHA1: 624d6585d227c6a54ea9e95db71648e8458c9d0a SHA256: 3db38345c52bddc2d050f3cf52b4cf66d83d3b5e8a9f99bdd31b63efdb4818e0 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.102-dbgsym Source: verilator-4.102 Version: 4.102-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 107508 Depends: verilator-4.102 (= 4.102-0) Filename: amd64/verilator-4.102-dbgsym_4.102-0_amd64.deb Size: 102671524 MD5sum: 8e79d600d6966a7c5219e6e55c3041c8 SHA1: b6888e23f2a21d5b54a42c3609a987423a5fd935 SHA256: 2c17602385f7eb06d510802565a526cdc20a462dfedeb76582d019633d107577 Section: debug Priority: optional Description: debug symbols for verilator-4.102 Build-Ids: 2b30d2d16e1b045e10b97359f5913978bdc9d3b3 9c2dd78e37c83232cc2fb65baa8c238fe8142120 b7150bc2e7654000d96f5f963c6cb528a56529b9 Package: verilator-4.104 Version: 4.104-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20322 Depends: libc6 (>= 2.29), perl, perl-doc Filename: amd64/verilator-4.104_4.104-0_amd64.deb Size: 4408228 MD5sum: 779eafdf157ac8bb70bbefcd735b888c SHA1: ea833cdbe03794a817433175695c93c1a7b6da07 SHA256: 9f3f9106d161923cb58b726aeffba98d391aeb8aefa5b2ab0d2232283e918638 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.104-dbgsym Source: verilator-4.104 Version: 4.104-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 102330 Depends: verilator-4.104 (= 4.104-0) Filename: amd64/verilator-4.104-dbgsym_4.104-0_amd64.deb Size: 100306748 MD5sum: 2b3ea6cd2ea3deecf8f894680172ac94 SHA1: 1335f006f8e3e7aac9030a78e7ef3ff9217ed2bd SHA256: f6714bae72bb1ea92e8915af9dffc758e983d69c39a3e578ea47315ba4d394c2 Section: debug Priority: optional Description: debug symbols for verilator-4.104 Build-Ids: 61cdf0b255dcc955bc44e0c4912d15fdcf11e84a 86703e7c786ab3e965062070ee26e7013bff5677 8cbf0e56cab49d7e5433279e9fd6efda50a90609 Package: verilator-4.106 Version: 4.106-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20416 Depends: libc6 (>= 2.29), perl, perl-doc Filename: amd64/verilator-4.106_4.106-0_amd64.deb Size: 4417856 MD5sum: 88b0494d3cb18532849bc6cdf655a111 SHA1: 7076825318d694aa7dda86ee3eb22c43fc7d087d SHA256: 32e32a724d6e900052791f97a98f1d815ffbdee0d8b11fbc05f35a0d4b29f782 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.106-dbgsym Source: verilator-4.106 Version: 4.106-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 103068 Depends: verilator-4.106 (= 4.106-0) Filename: amd64/verilator-4.106-dbgsym_4.106-0_amd64.deb Size: 101008296 MD5sum: d36f762bd5921596fc126b8411c2d7b5 SHA1: 58817e79686033d2282693c952baaef41e096f0d SHA256: 0e67f26b9e782d94d06850f56df73f975cd849a5ff0e684708ee1d15b2342379 Section: debug Priority: optional Description: debug symbols for verilator-4.106 Build-Ids: 16820fd8c7031453450c6e4e6481c61858d586e4 1d3461a93e7edb98bb4aaa70d243c21f19c29032 cb2c2b8209447c85ce0d240b735166dfa3782138 Package: verilator-4.108 Version: 4.108-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20630 Depends: libc6 (>= 2.29), perl, perl-doc Filename: amd64/verilator-4.108_4.108-0_amd64.deb Size: 4523440 MD5sum: 91f5dec8111bf721bae9172b80535ca6 SHA1: 4173b8133519a5b3079123e1f07ae6cddb43bd79 SHA256: cf1dfead6a1929e0fc41e6628ab6288a409ac86957532ed63647be01a069cf8c Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.108-dbgsym Source: verilator-4.108 Version: 4.108-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 104444 Depends: verilator-4.108 (= 4.108-0) Filename: amd64/verilator-4.108-dbgsym_4.108-0_amd64.deb Size: 102356652 MD5sum: 69c4e8f25d0d295ddabe0c5064702791 SHA1: 54e532c0b7839e39e6b83c041aaebcce66a9fb09 SHA256: 4a348a344922f7c2a41eb02f587decf43d0a347b38a3e98dc2fdf725a7a0ce3a Section: debug Priority: optional Description: debug symbols for verilator-4.108 Build-Ids: 0a71845dbeffd451e4267e68e5b6e94001cdd40a aa08307d793992d30ebb2c6021f7a301b2182f12 b96a9c3a9e5a76e4438b5a8d74b5b161d508c82a Package: verilator-4.110 Version: 4.110-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22247 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.110_4.110-0_amd64.deb Size: 5032464 MD5sum: 88cca604f734467b3ea10d48d3acde17 SHA1: 62028ed6d633c1ed0c9fddb8e6bba7fdd116cb3c SHA256: e50f52123597fde697debb2d0dab5972be0c027237aef14f0e8f7c144c900cab Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.110-dbgsym Source: verilator-4.110 Version: 4.110-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 111119 Depends: verilator-4.110 (= 4.110-0) Filename: amd64/verilator-4.110-dbgsym_4.110-0_amd64.deb Size: 106162584 MD5sum: 161fed5bd4f05f51b05af6113b1a3fc2 SHA1: ae7d7fbafa6462f33067fca2fb09b8f2adeadfca SHA256: 57cb08da55e421472304699db5ea0662ac0240c467d973cc02c195cdf15caec5 Section: debug Priority: optional Description: debug symbols for verilator-4.110 Build-Ids: 5aebb2cf4475f7d2c42d94e6788a0ac2497db08d 889876db08c50ba4f18f638bbb4a7ae8b4eeb73a b4f9e1f2608353654eb71d7d441b0851888b7f5c Package: verilator-4.200 Version: 4.200-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22294 Depends: libc6 (>= 2.38), perl, perl-doc Filename: amd64/verilator-4.200_4.200-0_amd64.deb Size: 5028540 MD5sum: e6927662b3d523eba9104b8891b995a8 SHA1: b6cc102eafc3db4de4388e23f98f3864c4b807f1 SHA256: e43e1c6c81c280a9521534252bfe22b0eb2714ec2fa54bffb0775a64ad516850 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.200-dbgsym Source: verilator-4.200 Version: 4.200-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 110995 Depends: verilator-4.200 (= 4.200-0) Filename: amd64/verilator-4.200-dbgsym_4.200-0_amd64.deb Size: 106052148 MD5sum: 5ada07bc2844397a61148a09c821afb5 SHA1: 6fa1f6d437b98065ba1adc10fcd7bfd50803461c SHA256: 06247bb48ba80502e28ffc642204239c0221e3b1d29da7cbc5cdfc078d345194 Section: debug Priority: optional Description: debug symbols for verilator-4.200 Build-Ids: 11f841b4f6f8a61ac2790d81381f9a2e5e578fc0 852037a7ef08d5ac7ef74cf1733502f2dc6a3a38 af9e74ad43690746b59450ea3581c724edb41148 Package: verilator-4.202 Version: 4.202-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 20844 Depends: libc6 (>= 2.33), perl, perl-doc Filename: amd64/verilator-4.202_4.202-0_amd64.deb Size: 4505760 MD5sum: 44b9a94630e04e15c6230ff477b9aefa SHA1: 4039852037ba40ffc0108ba362c510e6a56bd1d8 SHA256: 87399722ea9e0e53d1ca0b1b9e13389684c8921e857a1c1029d52d536f7452a0 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.202-dbgsym Source: verilator-4.202 Version: 4.202-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 104300 Depends: verilator-4.202 (= 4.202-0) Filename: amd64/verilator-4.202-dbgsym_4.202-0_amd64.deb Size: 103003528 MD5sum: 843cb2183b6b4eb552f6a440603d61c7 SHA1: 094017a80e113c54da01227ffaccdb54e003f92f SHA256: d850226867855c07d7c043fa5dccd42ffe23b3ba67bb2fa22388f03404476279 Section: debug Priority: optional Description: debug symbols for verilator-4.202 Build-Ids: 072308c5c3229203257ffb950d691430b70cfb8e 2363be2e94a73270f77a9cf1d9e5fee7711079cb f1075dc171c5d60699d47762b225c03edc6d7d00 Package: verilator-4.210 Version: 4.210-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22649 Depends: libc6 (>= 2.33), perl, perl-doc Filename: amd64/verilator-4.210_4.210-0_amd64.deb Size: 4628644 MD5sum: dac49879c3740f3418bc6b2c73c5df87 SHA1: 43e6490d1d751cc815c191b25d9b6f9fabf25424 SHA256: 3528a25c7448cd0587f3e500774010ca839cf14decd8cae7670d4294eb6593c2 Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.210-dbgsym Source: verilator-4.210 Version: 4.210-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 111162 Depends: verilator-4.210 (= 4.210-0) Filename: amd64/verilator-4.210-dbgsym_4.210-0_amd64.deb Size: 109152212 MD5sum: b006614cb22c27d9971b1de27461d184 SHA1: 11c8790495fc6afd7dcdabf164f1d9a58952ea9e SHA256: 41d7a25ca42bd17c15f9b14b0463af5bfcd5c5352aaa0cac7e9d01199695bb57 Section: debug Priority: optional Description: debug symbols for verilator-4.210 Build-Ids: 4962b49bc23d30c07c1aef479e0a849bb6e2eeb0 7f017f23b6b1ff7bd47d47b895808b532149a8ab ef42827638c8358488735750d141f2b4da1658aa Package: verilator-4.212 Version: 4.212-0 Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 22922 Depends: libc6 (>= 2.33), perl, perl-doc Filename: amd64/verilator-4.212_4.212-0_amd64.deb Size: 4686672 MD5sum: 33f3962069e72a6bc807d52ac2e053b1 SHA1: bca1329e852185068ff7e5cc3ceb7a27efae2bc1 SHA256: 1daed6d0f821ad30464c5b10f478c56eaad122ecee29c9e6d4ea359e31b9b2da Section: electronics Priority: optional Homepage: https://www.verilator.org Description: fast free Verilog simulator Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams. Package: verilator-4.212-dbgsym Source: verilator-4.212 Version: 4.212-0 Auto-Built-Package: debug-symbols Architecture: amd64 Maintainer: Philipp Wagner Installed-Size: 114409 Depends: verilator-4.212 (= 4.212-0) Filename: amd64/verilator-4.212-dbgsym_4.212-0_amd64.deb Size: 112406048 MD5sum: bef88835df351c5aa415f8274d5b4381 SHA1: b2397af0ee6bfe7d3493555f5e26e2050b7e12dc SHA256: a91e2cc1dbff89138c22822234524ade622eae84d90ff1a5ecd04602a651f061 Section: debug Priority: optional Description: debug symbols for verilator-4.212 Build-Ids: 6c9af321c93026af834c971331c60f526c774076 b1e69798d75108d40e98583ce22ba9f68256141b e61aa1195ae742ba6823d408ac971a007e204828